SoC HDL-models, based on transactional graph. Diagnosis method is focused to considerable decrease the time of fault detection and memory for storage of diagnosis matrix by means of forming ternary relations in the form of test, monitor, and functional component. The following problems are solved: creation of digital system model in the form of transaction graph and multi-tree of fault detection tables, as well as ternary matrices for activating functional components in tests, relative to the selected set of monitors; development of a method for analyzing the activation matrix to detect the faults with given depth and synthesizing logic functions for subsequent embedded hardware fault diagnosing.
I.
TAB-MODEL FOR DIAGNOSIS FAULTY COMPONENTS OF SOC HDL-MODEL Motivation of this paper is determined by the following: 1) the creation of simple and applicable models, methods and engines for diagnosis of multilayer software and hardware systems; 2) market appeal of matrix or table method for fault detection of SoC IP components (hardware and software) as the most effective one, which is focused on parallel processing and makes it possible to considerably reduce the time of faults diagnosis in non-functional mode.
Aim of this article is creation of model and method for considerable decrease the testing time and memory for storage of diagnosis matrix by means of forming ternary relations (test -monitor -IP-function) in a single table TAB: Tests -Assertions -Blocks. The problems and background as published papers are: 1) development of diagnosability criteria and HDL digital system model in the form of transaction graph, as well as multi-level model and engine for diagnosis of software and hardware modules, based on activation matrix of functional components by using tests responded on the selected monitor set [1] [2] [3] [4] [5] [6] ; 2) development of a fault diagnosis method based on activation matrix analysis with a given depth [4] [5] [6] [7] ; 3) Implementation of diagnosis infrasructure in the system Riviera, Aldec [8] [9] [10] [11] .
Model for diagnosis of HDL digital system model is represented by the following transformation of the initial diagnosis equation, defined by xor-relation of the parameters <test -functionality -faulty blocks>:
which is transformed in ternary matrix relation of the T,F,B:
Here, the coordinate of matrix ( The analytical matrix diagnosis model by using monitor engine, focused to achieving a given depth of faulty code diagnosis, is presented in the following form: 
forming the functional blocks with faults, verified on the test segments. In addition to the model for matrix diagnosis is necessary to describe the following important features of the matrix: 
The features means: 1) Each row of the matrix is a match or subset of the Cartesian product (test -monitor).
2) Disjunction of all rows of the matrix gives a vector equal to one over all the coordinates.
3) All rows are distinct, which eliminates the test redundancy.
4) All columns of the matrix are distinct, which exclude the existence of equivalent faults.
5) The number of matrix rows must be greater than the binary logarithm of the columns number that determines the potential diagnosability of all blocks. 6) Diagnosis function for block depends on the complete test and monitors, which must be minimized without reduction the diagnosability. 
The diagnosis efficiency is the ratio of the minimum number of bits needed for identification (recognition) of all the blocks to the real number of code bits, presented by the product of test length by number of assertions in each of them. If the first estimate fraction is equal to 1 and all the blocks with functional violation are detected ( N N d  ), it means a test and assertions are optimal that gives value of 1 for quality criterion of diagnosis model.
Evaluation of the structure quality for the design code is interested as the perspective of the diagnosability of software blocks. The purpose of the analysis is determining the quantitative assessment of the graph structure and a node for placement of assertion monitors, which make possible to obtain maximum diagnosis depth of functional violation of the software components. It is important not controllability and observability as in testability, but the distinguish ability of the software components with functional violation, in the limit it is zero blocks with the equivalent (indistinguishable) violation. Such an assessment may be useful to compare the graphs implemented the same functionality. It is necessary to evaluate the graph structure from the position of potential detection depth of software functional violation. One possible option is diagnosability of ABC-graph as a function depending on adjacent arcs of each node (the number n N ), one of which is incoming, other one is outgoing. These arcs form paths without reconvergent fan-outs and branching (N is total number of arcs in the graph): 
Rules for synthesis of diagnosable software: 1) Test (testbench) must create minimum number of onedimensional activation paths, covered all the nodes and arcs of ABC-graph.
2) The base number of monitor-assertions equals the number of end nodes of the graph with not outgoing arcs.
3) An additional monitor can be placed in each node, which has one incoming and one outgoing arc.
4) Parallel independent code blocks have n monitors and a single test or one integrated monitor and n tests.
5) Serially connected blocks have one activation test for serial path and n-1 monitor or n tests and n monitors.
6) The graph nodes, which have different numbers of input and output arcs, create the conditions for the diagnosability of current section by one-dimensional activation tests without having to install additional monitors.
7) The set of test segments (testbench) has to be 100% functional coverage, given by the nodes of ABC-graph.
8) Diagnosability function is directly proportional to the test length, the number of assertions and inversely proportional to the binary logarithm of the number of software blocks:
Diagnosability as a function depending on the graph structure (for software), test and assertion monitors can always be reduced to unit value. For this purpose there are two alternative ways. The first one is increase of test segments, activating new paths for distinguishing equivalent faults without increasing assertions, if the software graph structure allows the potential links. The second is placement of additional assertion monitors in transit nodes of the graph. A third hybrid variant is possible, based on the joint application of two above ways. The relation of three components (the number of software blocks, the power of assertion engine and the test length) forms the set of optimal solutions
when quality of the diagnosis and diagnosability model is equal to 1. It can be useful for choosing an quasioptimal variant of alternative way for providing the full distinguish ability of software functional violation on a pair A T  .
III. MODEL FOR DETECTING FUNCTIONAL FAILURES IN

SOFTWARE
An analytic model for verification of HDL-code by using temporal assertion engine (additional observation lines) is focused to achievement the specified diagnosis depth and presented as follows: The model for HDL-code, represented in the form of ABC-graph, describes not only software structure, but test slices of the functional coverage, generated by using software blocks, incoming to the given node. The last one defines the relation between achieved on the test variable space and potential one, which forms the functional coverage 

. The assertions on arcs are designed for diagnosis of the functional failures in software blocks. The assertions on graph nodes carry information about the quality of test (assertion) for their improvement or complement. The Code-Flow Transaction Graph makes possible the following: 1) use the testability design to estimate the software quality; 2) estimate the costs for creating tests, diagnosing and correcting the functional failures; 3) optimize test synthesis by means of solving the coverage problem by the minimum set of activated paths of all arcs (nodes). For instance, the minimum test for the above mentioned ABC-graph has six segments, which activate all existent paths: The activization matrix shows the fact of indistinguishability of the functional failures on a test in the blocks 3 and 9, 8 and 12, which constitute two equivalence classes if there is one assertion (monitor) in the node 9. To resolve this indistinguishability it is necessary to create two additional monitors in the nodes 3 and 6. As a result, three assertions in the nodes ) A , A , A ( A 9 6 3  allow distinguishing all the blocks of software code. Thus, the graph enables not only to synthesize the optimal test, but also to determine the minimum number of assertion monitors in the nodes to search faulty blocks with a given diagnosis depth.
IV. MULTILEVEL METHOD (ENGINE) FOR DIAGNOSIS OF DIGITAL SYSTEM
Process model or method for searching faults by diagnosis multi-tree is reduced to creation of the engine (Fig. 2) for traversal of tree branch on the depth, specified by the user: , it means a test, generated for check the given functionality, has to be corrected. Thus, the dataflow shown in the Fig. 2 , allows realizing efficient infrastructure IP for complex technical systems. The advantages of the engine, which is invariant to the hierarchy levels, are the simplicity of preparation and presentation of diagnostic information in the form of minimizing activation table of functional blocks on the test patterns.
V. VERIFICATION OF MODELS AND METHOD FOR
DIAGNOSIS
To illustrate the performance of the proposed model and method the functionalities of three modules of the digital filter of Daubechies [11] are considered below. The first component is component Row_buffer; its transaction graph, based on RTL-model, shown in Fig. 3 . Nodes are presented by the states of variables and monitors, which are responsible for node incoming transactions or arcs, corresponding to the functional blocks. An activation table for functional blocks is generated by using graph, obtained during the simulation (Table I) . Table  rows are activation paths for blocks to the given monitornode. A table is a coverage all columns or functional blocks by rows of paths. In this case it should not have at least two identical columns. The difference of table is creation of the pair <test -observed node>, making it possible to considerably reduce the dimension of the table with 100% detection of all faulty blocks. The main feature of the proposed model is the ability to describe the following relations by using the table: distinct tests -one node, one test -distinct nodes. T  T  T  T  T  T  T  T  T  T  T  T  T  A   2 
This feature is possible due to the lack of equivalent faults or identical columns in the activation matrix. Therefore, fixing the actual state of monitors at the nodes For all 12 modules the transaction graphs, activation tables, and logic functions are developed for testing and fault detection in the discrete cosine transform. Graph with the activation matrix and logic function (Fig. 4) are presented below.
This graph is associated with the following diagnosis matrix (Table II) . T  T  T  T  T  T  T  T  T  T  T  T  T  T  A   3 Practical implementation of models and verification methods is integrated into the simulation environment Riviera of Aldec Inc., Fig. 5 . New assertion and diagnosis modules, added in the system, improved the existing verification process, which allowed 15% reduction the design time of digital product.
Actually, application of assertions makes possible to decrease the length of test-bench code and considerably reduce (х3) the design time (Fig. 6) , which is the most expensive. Assertion engine allows increasing the diagnosis depth of functional failures in software blocks up to level 10-20 HDL-code statements. Due to the interaction of simulation tools and assertion engine, automatically placed inside the HDL-code, an access of diagnosis tools to the values of all internal signals is appeared. This allows quickly identifying the location and type of the functional violation, as well as reducing the time of error detection in the evolution of product with top-down design. Application of assertion for 15 real-life designs (from 5 thousand up to 5 million gates) allowed obtaining hundreds of dedicated solutions, included in the verification template library VTL, which generalizes the most popular on the EDA market temporal verification limitations for the broad class of digital products. Software implementation of the proposed system for analyzing assertions and diagnosis HDL-code is part of a multifunctional integrated environment Aldec Riviera for simulation and verification of HDL-models.
High performance and technological combination of assertion analysis system and HDL-simulator of Aldec Company is largely achieved through integration with the internal simulator components, including HDL-language compilers. Processing the results of the assertion analysis system is provided by a set of visual tools of Riviera environment to facilitate the diagnosis and removal of functional violation. The assertion analysis model can also be implemented in hardware with certain constraints on a subset of the supported language structures. Products Riviera including the components of assertion temporal verification, which allow improving the design quality for 3-5%, currently, occupies a leading position in the world IT market with the number of installations of 5,000 a year in 200 companies and universities in more than 20 countries on the world. 
